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SUMMARY
Early data taken at the Goddard Space Flight Center Indicated
IGFETs using silicon nitride as the gate dielectric were more radiation
resistant than IGFETs using silicon dioxide as the gate dielectric. This
added resistance manifested itself in a smaller change in threshold voltage
for the same dose and In the absence of degradation of transconductance
and drain Junction reverse leakage currents
Since no theory exists that permits detailed prediction of the
effects of radiation on IGFETs, a program was initiated to study empirical-
ly the effects of various processing steps on the changes in device parame-
ters brought about by irradiation with 1 HeV electrons.
Under this program, several slices of silicon were fabricated for
each processing variant. Ten mounted, bonded, and encapsulated devices
representative of these slices were then delivered to GSFC for Irradiation.
In all, eight variants were Introduced in the processing of the
devices. Four of these resulted In large thermal instabilities. The stable
device series incorporated a 200 i thick oxide layer between silicon and
silicon nitride. The variants in these slices were the manner for formation
of this oxide layer, the effect of heat treatment, the effect of in situ
etching before oxidation and the effect of vacuum baking before encapsula-
tion
The most clear-cut result was the beneficial effect of vacuum
baking. The in situ etching also resulted in greater radiation resistance.
However, some of the most radiation resistant devices were the result of
unknown factors.
All device* fabricated were significantly more radiation resistant
than commercial BOS transistors. It is recommended that future work be con-
centrated on structuring the gate and modifying its properties in such a way
that more rapid leakage of charge accumulated during radiation is possible.
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The use of insulated-gate field-effect transistors and integrated
circa!ts consisting of these devices is very attractive for space technology
applications. This is because the devices consume less power than bipolar
transistors and because integrated circuits consisting of these devices have
a very high function density per unit weight. However, when such devices
have a silicon oxide dielectric they exhibit a progressive deterioration of
electrical characteristics under electron irradiation such as generated'in the
Van Allen belt. 'This deterioration basically affects two electrical parameters,
the threshold voltage and the source-drain leakage current. Under electron
irradiation the threshold voltage for p-channel devices increases from values
near -5 V to values beyond -30 V, depending on operating bias and radiation
flux. These high values of threshold voltage may be beyond the voltage that
the power supply can furnish. In some cases, the threshold voltage nay even
increase beyond the drain junction breakdown voltage. Under either condition
the transistor cannot be turned on. The source-to-drain leakage current also
deteriorates when silicon-oxide Insulated (HOS) transistors are subjected to
electron Irradiation It has been observed that under operating conditions
electron radiation causes the leakage current to increase from near 10*
ampere to 10" ampere.
Insulated-gate field-effect transistors that do not depend on
silicon oxide have recently been made. Instead, sflicon nitride has been
used as the gate dielectric. These HNS transistors have characteristics
very much like those of MOS transistors, except that they confer the advanta-
2
geous properties of silicon nitride on these devices. F Gordon, Jr. and
H E. Nannemacher, Jr. first found that MNS transistors were more resistant
o
to 1 HeV electron radiation than MOS transistors. They found that even under
an operating gate bias of -20 V the change in threshold,voltage was at most 11%.
Later, Stanley ' and Wegener indicated that even the maximum threshold voltages
were significantly small in MNS transistors, although they here at gate voltages
that were much higher than normal operating voltages. In addition, there was
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FIG. 1 Transistor geometry used for initial test vehicle.
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TABLE 1
Synbol
VT
Ga
BVDSS
JGSO
'GOO
'DSS
Von
General Specifications of p-channel Enhancement Mode MNS Field
Transistor.
Electrical Characteristics
Value
Characteristic Hln. Typical Max. Units Conditions
Turn-on voltage -3 -4 -5 V VDS = VQ^Q = 1° u.*
Transconductance 1300 1500 1800 ^mhos VQS = Vggjp = 10 mA
Breakdown voltage 70 72 75 V VGS = 0, IQ = 10 ^ A
Gate leakage 100 nA V^ = O.Vgj = -20 V
Gate leakage 100 nA V^ = O,VDS = -20 V
Junction leakage 100 nA VGS = O,VDS = -20 V
Gate voltage 15 17 20 V V^ = V^.Ip^ 10 «A
Tab
Drain 1 1 . 4 Source
G8te2/
 ^_ 3 Body
TOP VIEW
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no Increase in source-drain leakage current All these results give pro-
mise that silicon nitride Insulated-gate field-effect transistors will be
essentially unaffected by the radialtop normally encountered by space vehicles
Electrically NNS transistors perform as well as HOS transistors Further
there are indications that Improvements in performance and reliability may be
achieved with HNS transistors because their surface charge densities can be
better controlled and because they are less susceptible to contanination.
These studies have led to the present program which was to be
conducted a follows:
(1) A minimum of 10 silicon wafers would be processed for the
fabrication of enhancement mode HNS transistors.
(2) The process steps for each wafer would be determined by initial
information and by the information developed from NASA radiation
studies The process variables to be considered were the
silicon nitride deposition conditions, the silicon resistivity
type and snrface state conditions, the metallization procedure,
the encapsulation
(3) A minimum of 10 device chips from each wafer would be mounted
and contacted These chips would include both transistor and
Hall-effect structures.
(4) These mounted devices would be evaluated at SRRC and then would
be furnished to NASA for initial evaluation for Irradiation
and for post-irradiation measurement If desired a similar
post-irradiation study would be conducted at SRRC
(3) Consultation between NASA and SRRC would determine the sequence
of experiments to be performed
(6) A minimum of 100 evaluation samples would be furnished to NASA,
II. DISCUSSION
A. GENERAL PROCEDURES
1 Purpose. In this chapter all the aspects common to the more
detailed experiments discussed later on are brought together These features
are the structure of the 1GFET used as a test vehicle the form of packaging
employed for this transistor, and the overall plan of fabrication of the
transistor. It is clear that acceptance testing techniques at the Sperry
Rand Research Center and the Goddard Space Flight Center also require descrip-
tion in separate sections. The actual Irradiation procedures and the measure-
ment of radiation effects are discussed next. This chapter concludes with a
general plan for the reporting of the experimental series undertaken.
2 Design of the HNS Transistor Used as a Test Vehicle. A constant
factor in all the process variations to be tried in the fabrication of the HNS
transistor is its geometrical design. Figure 1, a photograph of a completed
device structure, illustrates its features. A circular drain is completely
surrounded by an annular channel which, In turn, has a source encircling it
on all sides. Space for the gate is provided by a nearly circular enlargement
of a small section of the gate. This contact is surrounded by only a narrow
strip of the diffused source; the contact •etalllzalion of the source is not
carried around it because the large width of the gate in that section reduces
the channel current to insignificance. Parameters important to the device
characteristics are the average gate diameter of 0.007 inches, a gate width
of 0.0005 inches, a Junction depth of 2.5
 u and a gate dielectric thickness of
1000 - 1200 A. The angle subtended by the gate contact with respect to the
center of the drain is 60°, so that 2/9 of the gate circumference is inactive
electrically. If permanent inversion occurred as a result of electron irradia-
tion, the enclosed drain would permit the measurement of channel parameters.
The electrical specifications of this design are given in Table 1.
3. Packaging of Devices. In order to obtain meaningful data, as
large a number of devices as possible should-be exposed to radiation under
various conditions of gate and drain bias. One approach would be to keep all
devices together on a slice after the processing had been completed. In order
to permit putting a bias on the gates of all devices during Irradiation, all
gates must be connected by strips of metallization to a large region on the
slice, to which the leads of a power supply can then be clipped. This approach
involves only the modification of the final metallization mask. Thin strips
of aluminum connect each gate to wider trunklines running in parallel across
the whole slice. A ring of aluminum left around the edge of the slice connects
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all trunk lines together This mask was designed and made However this
approach was not used In practice since- testing required the individual '
probing of devices It developed that this was Incompatible with the
existing automatic test equipment at the Goddard Space Flight Center
Another approach considered Has the mounting of nine devices on
a twelve-lead TO-S header All sources substrates and gates would go to
common posts, respectively, while the drains of each device nould have in-
dividual connections. This approach was rejected because the twelve-lead
sockets and the necessary wiring would have made testing too complex. In
addition, there night have been the problem of locating blocks of nine con-
tiguous devices on a slice and separating these blocks from the rest of the
slice. Another approach could have been to mount several chips on one
header, which again would have entailed practical problems
He finally decided to mount each device separately on four-lead
TO-S headers The lead connection scheme is shown in Table 1. All were
packaged in this way making both mounting and testing routine The caps
were spotnelded to the headers for easy removal in case the effect of second-
ary electrons from the cap required investigation.
4 Processlno For the first quarter of the contract period a
processing procedure was used'for making Mi's transistors that had become a
standard over the >ear preceding the contract This procedure is outlined
in the following paragraphs.
The substrate for the device is a 10 0-cra n-t>pe slice of silicon
0,10 ± 0.001 Inches thick and mechanically polished on one side - This slice
is cleaned etched, and rinsed in deionlzed water Then a lajer of silicon
nitride is deposited on it at 900°C by the vapor phase pyrolvsis of ammonia
and si lane The thickness of the deposited layer is 1900 L
The windows for source and drain diffusion are cut into the
silicon nitride lajer by standard photoresist etching procedures Boron
oxide is then deposited on the slice in a platinum bnx arrangement Next
the thickness oi the silicon nitride in the gate region is reduced to about
500 X. A layer of silicon nitride 500-700 A thick is then deposited over the
whole slice. After this, the boron deposited into the source and drain windows
>, i »is driven into a junction depth of 2 5 u. Contact windows are then opened'over
source and drain by photoresist methods Next, aluminum-is evaporated over the
whole slice to a thickness of 3000 i. The contact pattern is defined using
Shipley photoresist. A heat treatment to alloy the aluminum completes the
processing sequence.
5. Characterization of Transistors at SBBC. As Table 1 indicates,
there are many characteristics that describe an 1GFET. Based on references 5
and 6, the most likely changes in electrical performance of IGFETS after elec-
tron irradiation are the reverse junction characteristics, the transdonductance
of the device, and most Important, the threshold voltage. In order to simplify
the measurement of a large number of devices, we have chosen to describe these
three in terms of a voltage taken at a constant current. This becomes particu-
larly simple when a Tektronix 575 curve tracer is employed.
The reverse characteristics of the drain junction are thus defined
by the voltage V__ at the drain when 10 uA are flowing In the reverse direc-
tion. Source and gate are held at zero volts. A deterioration of the charac-
teristic is indicated by a drastic decrease of this voltage.
The transconductance is characterized by the "on-voltage", VgR. This
Is the voltage at the drain, with gate and drain connected to each other, when
a current of 10 mA is flowing between source and drain. Substrate and source
are also connected to each other. The transconductance at 10 mA, can be, if
desired, calculated by multiplying 10 mA by two, and dividing that value by
the difference between V and the threshold voltage VTon T
21
 r
gm = r;—TT~
4
A deterioration in transconductance is indicated by an increase In V
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The threshold voltage VT is defined by the voltage on the gate,
with the drain connected to the gate and source and substrate connected to
each other, at which the current between source and drain Vs 10 uA. Any major
change In the threshold voltage is deleterious, and ranch attention will be
focused on this value.
6. Characterization of Transistors at GSFC. The most important
pre-irradiation measurement at GSFC was a determination of the thermal
stability of the contract samples. As each lot of 10 devices was submitted,
two were subjected to a standardized temperature-bias stress, one with a +20 V
gate voltage and the other with a -20 V bias. The standard test consisted of
-heating the device to 175°C for 0.5 hour under appropriate bias, maintaining
the bias until the devices returned to room temperature. Lots with gate
threshold shifts greater than an arbitrary amount, nominally ± 2 V, were not
irradiated. Gate threshold voltage shifts as large as 2 V, whether due to
radiation-bias or temperature-bias instability, would render contemplated cir-
cuits inoperable.
The gate threshold voltage was determined from a plot of the drain
current vs gate voltage, as shown in Fig 2. The drain voltage was set at
-10 V and the gate voltage was swept negatively from zero until a foil scale
current deflection was obtained on the X-Y recorder at a sensitivity of 20 uA/ii
The gate threshold voltage was defined and read off at the 10 uA point. This
curve also shows up any unusual device characteristics such as soft source and
drain diodes, leaky gate insulator, and changes in transeonductanee after
irradiation
As a check on this measurement and to observe other device
characteristics, the gate capacitance vs gate voltage was measured. A simple
1 MHz admittance measurement, Fig 2, is used where it It assumed that the real
part of the complex current is negligible. This assumption has been checked
and found to be reasonable for most eases. The gate voltage can be swept in
either direction in this measurement. Besides verifying the gate threshold
voltage, one can easily determine the extent of fast interface states, and the
existence of slates that follow the high frequency but not the slowly snept dc
bias. Certain geometrical effects can also be seen Various conclusions with
- C -
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FIG. 2 Plot of gate capacitance C8 and saturation
drain current IDS vs applied bias VQ .
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respect to these properties and the variations in fabrication procedures have
been drawn at the close of each section.
" - ' , , " ,
In general, these two measurements have been made at three points
in the experiment. First, after the devices have been received) second, after
the thermal stability test; and last, after the irradiation. Occasionally these
**
measurements were made at various Intermediate fluence points, but usually this
was handled in a different hay, as is described below.
7. Irradiation Procedures and In Situ Measurements. The devices
that were sufficiently stable under the temperature-bias stress were irradiated
using the GSFC Van de Graaff. Devices were in all cases irradiated with 1.5
MeV electrons at rates of 1 x 10 e/cra /see. The devices were mounted on a
printed circuit card and placed at the end of the scanning horn of the
accelerator The beam was scanned so that all devices were covered. A
Faraday cup was placed with its aperture in the same plane as the devices to
measure the dose rate and dose.
The gate threshold voltages were continually monitored during
irradiation by means of an automatic data acquisition system. The devices
from each lot were irradiated under various negative biases The bias was
removed at various intervals by the data system, and the device was switched
to the gate threshold measurement mode. In this configuration, the gate was
tied to the drain, while a constant current supply set to 10
 PA was used as
the drain supply The gate voltage was then recorded for this condition. The
twitching of the device to the measurement configuration, the actual measurement,
and the switching back took less than 500 msec per device. The data is punched
onto paper tape for later use.
In later experiments a gate voltage for a 1 mA drain current was
also recorded This measurement gives a rough indication of any changes In
the transconductance during irradiation This measurement permits large quan-
tities of data to be accumulated in a relatively short time.
Due to tight scheduling of accelerator time, device lots were not
studied any further where Just tuo or three Irradiated samples showed large
shifts in gate threshold voltage,
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8. Plan of Experiments. The experiments reported in the following
sections will all be reported in a standard pattern. A paragraph entitled
"Purpose" will detail the reasons for this experiment. The paragraph "Variants"
will describe the experimental modifications in processing, device structure,
and measurements, by which this purpose was accomplished. This paragraph it
followed by that entitled "Electrical Results", which will report data obtained
both at SRRC and GSFC, The final paragraph entitled "Interpretation" of an
experimental result will generally lead Into the "Purpose" of the following
series.
B. INITIAL EXPERIMENTS
1. Purpose. The first program included the study of p-channel
HNS transistors fabricated with variations In deposition temperature, post-
deposition heat treatment, surface treatment before deposition, and the type
of metallization. It was expected that the deposition temperature would affect
both the Interface between the nitride and the silicon and the structural
details of the nitride proper. For this reason, the practical range of deposi-
tion was to be explored by runs done at 700°C, 900°C. and 1100°C. Post-de-
position heat treatments nere expected to have an effect similar to that of
the deposition temperature. The effect of post-deposition heat treatments
was to be explored by storage at temperatures of 300°C, 700°C, and 1000°C.
Surface treatments before deposition should generally affect only the Inter-
face properties of the structure. They were to be investigated by the com-
parison of wet chemical processes with In situ etching runs. The effect of
metallization on the deUce behavior under Irradiation would probably be de-
pendent on the production of secondary electrons in the metal For this
reason a light metal, aluminum, and a heavy metal, gold,were to be used In a
comparative study
2. Variants. In order to establish a basis of comparison, the
first slice under this contract was fabricated by the "standard" process
detailed in the preceding section. Twenty devices were mounted, bonded, and
tested. The results are shown in Table 2.
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TABLE 2
Device Characteristics of Initial "Standard" Devices
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
!s
3.6
4.2
4.1
3.4
3.5
4.1
3.7
4.0
3.9
3.8
3.7
3.8
4.9
4.5
4.3
4.6
4.3
4.2
4.4
4.1
!on
16
17.5
16
15
16
17
15
16
17
17.5
17
16
19
19
16
17
15.5
20
16.5
19
BVDSS
70
73
72
72
70
72
74
70
70
72
73
72
73
72
72
70
73
70
70
71
Post-deposition heat treatments can be inserted in the standard
processing sequence immediately before the evaporation of the aluminum
without affecting any other detail of fabrication. This is important,
especially for heat treatments at higher temperatures, since the euteciie
point of silicon with aluminum lies at 577°C. Temperatures in exesss of this
value can cause the destruction of the devices due to uncontrolled alloying.
The first heat treatment was gl\en at 300°C in dry nitrogen for a
period of sixty-four hours.
The second slice in this series was subjected to a two-hour treat-
ment at 700 C In dry nitrogen in the appropriate place in the processing
sequence.
3. Electrical Results. The data in Table 2 were obtained from
devices made by the standard process sequence. In Table 3 are data for the
slice that received the 64 hour beat treatment at 300°C, and Table 4 gives
the data for the slice that was subjected to a two hour heat treatment at
700°C.
One device each of the 300°C and 700°C heat-treated transistors
was subjected to thermal cycling at i-175°C. Device "1 of the 300°C series
shifted from a threshold voltage of -1.4 V to -8 V under positive bias, and
from the latter voltage to +5.1 V under negative bias. Device "1 of the
700°C series shifted from -6.7 V to -10.1 V under positive bias, and from
there to -6 7 V under negative bias.
The thermal instability that was exhibited by the above devices
made a radiation experiment appear superfluous.
4 Interpretation. The- thermal Instability was a complete
surprise.
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Transistors fabricated until this time had been subjected to a
thermal stability test at 150°C at a positive bias of +15 V, and had been
found to vary by less than 0.5 V. Since this result had become routine,
testing for it had been suspended.
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TABLE 3
s
 Device Characteristics of MNS
Transistors Heat Treated at 300°C
1
2
3
4
5
6
7
8
9
10
1
2
3
4
5
6
7
6
9
10
'!i
1.4
2.1
2.3
1.7
2.2
1.4
2:4
1.7
1.3
1.6
•
V
_aa
12.5
N.O
16.0
12.0
12.5
11.5
13.0
13.5
12.0
13.0
TABLE 4
Device Characteristics of
Transistors Heat Treated at
!i
8.5
7.3
5.9
6.1
6.0
6.4
8.3
5.3
8.0
' 7.5
2^7
27
24
24
24
23
26
23
26
25
BVDSS
72
73
64
68
68
65
68
69
66
68
HN'S
700°C
BVPSS
103
110
103
106
108
105
108
100
no
104
The cause of this change in stability behavior was undoubtedly
connected with a change in procedure that was Instituted to improve the repro-
duclbility of the deposition of silicon nitride. Until that time, a relatively'
constant background of oxidizing impurities in the gases used for nitride de-
position had resulted in silicon nitride layers of reproducible quality.
Then a much higher purity gas was specified, and oxidizing agents were added
deliberately to yield the same properties that had been obtained previously
with the less pure gases. The oxidizing agent used ultimately was N.O. It iras
with these more highly controlled gases that the first transistors had been
made under this contract.
The different behavior of the transistors undoubtedly arose from
some change at the interface between the silicon and the silicon nitride under
the gate electrode. Therefore.something before or at the beginning of the
actual nitride deposit, was involved. It was surmised that the oxygen-bearing
gases present in the older reactant gases formed a thin oxide layer on bare
silicon nitride during the time necessary to bring the slice to the temperature
required for nitride deposition. In order to reproduce the older process, then,
it would be necessary to form the oxide layer deliberately.
C. THERMAL OXIDE INTERLAYER
j I. Purpose. The unexpected instabilities found in the transistors
forced a reappraisal of our processing techniques.
It was hoped that a thin oxide layer Mould cure the instabilities,
and otherwise would still permit the good radiation resistance of the MNS
transistors to prevail.
This resulted in two changes in procedure. First, the deposition
of silicon nitride was modified to include the formation of a 200 A oxide layer
between the bare silicon and the silicon nitride Second, temperature-bias
testing was instituted to monitor the effect of process changes on the thermal
instability of the threshold voltage
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2. Variants. In general, the process remained the same as de-
scribed before. Also, the device structure and the masks leading to It tvere
not changed . The one important modification occurred right after the de-
position of the boron dopant in the source and drain windows. At that point
in the process, the silicon nitride was removed completely in the region under
the gate. A 200 A oxide layer was then formed by thermal oxidation in a
diffusion furnace at 1200°C in dry oxygen. The slice was then transferred to
the reactor, and 1000 A of silicon nitride were deposited over the whole slice.
Drive-in diffusion and all other steps remained the sane as described previously.
The device characterization was expanded to include storage of the
devices at 1SO°C, with positive and negative biases of IS V on the gate al-
ternated every 24 hours. This test extended over a week. Once ever; day,
except on weekends, VT,
satisfactory would devices be subjected to irradiation
and V were recorded. Only after this test was
3. Electrical Results. In Table S, the voltage characterization
of the test transistors made with a furnace-grown thermal oxide Interlayer are
shown. Table 6 shows the thermal stability of the threshold voltage of the
sane transistors, as measured at SRRC, Table 7 shows thermal stability data
taken at GSFC. In spite of the large shifts observed in the latter tests,
two devices were irradiated and the results given in Table 6.
4. Interpretation. There were two unexpected results associated
with this series. The first one was that the stability measurements con-
ducted at SRHC resulted in much smaller changes in VT than those found at
GSFC. A detailed comparison of procedures indicated that the devices were
brought from nigh temperature to room temperature under different conditions.
At SRRC, all biases were removed, while at GSFC the bias was left on the
gate until the device had reached room temperature..
The second result of this run was the fact that although the
extreme variations in VT recorded with the previous transistors had been
eliminated, there was still a large amount of variation This could be
attributed either to a cleanliness problem in the oxidation fnrnace, or to
contamination of the snrface during transit between furnace and silicon nitride
TABUE5
Characteristics of Furnace Grown Thermal
Oxide Interlayer Devices
No. T^
52 44
53 8.5
58 9.6
60 9.6
70 4.4
72 6.1
75 8.2
87 5.8
88 6.8
89 9.2
V
on
14 2
20 2
22.0
20.4
17.0
17.0
21.2
17.2
18.8
20 0
TABLE 6
BVDSS
52
50
50
50
55
50
55
50
50
50
Temperature-Bias Test of V_ of Furnace Grown
Thermal Oxide Interlayer Devices
No.
52
53
58
60
70
72
75
87
88
89
Bias Initial
Date 12/12
4 4
10
10
13
3.9
5.5
8 2
5 0
6.6
9.0
-15 V +15 V
12/13 12/14
Vo test 4.6
9 5 9.7
10 11
10 11
4.7 4 8
6.3 b 3
No test 9.9
5.8
7.2
96
-15 V
12/15
4.4
9.4
10
10
4.6
5.5
8 8
5.2
7.3
9.6
+15 V
12/16
4.4
8.5
9.6
9.6
4.4
6.1
8.2
5 8
6.8
9.2
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TABLE 7
Temperature-Bios Test of T at +175°C
Device No.
52
, 75
Ini t ial *T
-4.4 V
1
 -8.3 V
+20 V Bias
+1.6 V
-1.0 V
-20 V Bias
-1.5 V
-12.7 V
Device No.
86
70
TABLE 8
Post-Irradiat ion Results of Furnace Crown
Thermal Oxide Intcrlayer Devices
v Gate Bias
I n i t i a l T Dur ing I r radia t ion Total Dose Flna
-7.0 V
-1.8 V
0 V
-31), V
reactor. However, in spite of the variations of the threshold voltage under
temperature-bias conditions, the effect of radiation on the threshold voltage
of the two un i t s tested was small
D.- EFFECT OF PACKAGING
1. Purpose. It wil l be recalled that all devices were packaged by
mounting them on TO-5 headers, and then lacking on the caps to the headers by
spot welding No particular bake-out procedure was employed, since the devices
were open to the atmosphere anyway. At any rate, in the course of a test series
at SRRC, it was found that devices o r ig ina t ing from the same slice showed a
dif ferent spread of electrical parameters before and after temperature-bias
testing, depending on whether they had been packaged here at SRRC, or at the
Sperry Sen!conductor Divis ion (SSD) in Norwalk. The latter packaging involved
a vacuum bake-out and a hermetic seal between cap and header.
2. Variants. In order to assess the effect of packaging procedures
on radiation resistance, devices from the same slice ("1051) were mounted,
bonded and capped both at SRRC and at SSD
In addi t ion, cooling under bias was instituted as a standard pro-
cedure during temperature-bias measurements
3. Electrical Results. The electrical parameters of devices from
slice 1051 that were packaged at SRRC are shown in Table 9 Devices from the
same slice, but packaged at SSD are also shoivn In that table. In addition,
transistors from slice 34, also packaged at SSD, are characterized.
Both slices had been prepared by the process var iant described under
the heading "Thermal Oxide Interlayer". In addi t ion, u n i t s from slice 23,
prepared by the process described under " In i t i a l Experiments", were submitted
to electron radiation These data are also given in Table 9. The temperature-
bias results for all these variants are given in Table 10. Table 11 details
the radiat ion effects.
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Figures 3 and 4 are typical plots of the threshold voltage at 10 ^ A
function of radiation dose. The constant distance
between the tuo is equivalent to a transconductance unchanged bj the radiation
- 19 -
(V_) and at 1 mA (V ) asJ on
No.
TABLE 9
Characteristics of MNS Transistors
V, V ' BV,DSS
1
3
4
5
6
7
8
9
11
13
891 1
8912
891 3
R914
R916
(Slice
6.3
6.4
6.7
6.6
5.5
4.0
6.5
6.3
6.7
5.9
(Slice
7.1
7.2
6.8
7.6
7.0
1051 packaged
18
16
17
16
15
19
18
20
16
16
1051 packaged
25
18
17
18
17
at SRBC)
60
60
60
60
60
60
60
60
45
60
at SSD)
73
55
55
55
53
TABLE 9 (cont.)
(Slice 34 packaged at SSD)
No.
2
3
4
5
8
14
15
18
20
28
10
11
12
13
14
15
16
16
19
20
i
6.5
6.2
6.1
6.0
5.5
5.9
5.5
6.3
6.1
6.0
(Slice
6.5
7.1
7.1
6.4
6.5
7.1
6.9
7.0
6.8
6.5
it
22
17
23
24
24
24
21
24
24
19
23 packaged at
15
19
25
17
17
16
17
16
17
16
BVDSS
52
50
50
55
52
50
48
52
52
55
SSD)
22
25
22
21
22
22
20
20
23
18
- 20 -
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TABLE 9
Characterist ics of MNS Transistors
No.
1
3
4
5
6
7
8
9
11
13
R911
R912
R913
R914
H916
VT
(Slice
6.3
6.4
6.7
6.6
5.5
4.0
6.5
6.3 i
6.7
5.9
(Slice
7.1,
7.2
6.8
7.6
7.0
V
on
1051 packaged
18
16
17
16
15
19
18
20
16
16
1051 packaged
25
18
17
18
17
BVDSS
at SRRC)
60
60
60
60
60
60
60
60
45
60
at SSD)
73
55
55
55
53
TABLE 10
Temperature-Bias TesVs at V75°C
No. Initial VT -20 V Bias
(Slice 1051 capped at SRRC)
4 -6.4 -5.2
3 -3.2 —
13 -5.75 —
(Slice 1051 capped at SSD)
911 -7.1 -9.7
912 -7 48 —
(Slice 34 capped at SSO)
4 -6.25 -6.0
5 -6.1 -5.8
+20 V Bias
-5.2
-4.8
-6.05
-6.6
-7.2
-6.0
-6.0
(Slice 23)
These devices exhibited hysteresis at room temperature
and were therefore rejected from further investigation.
- 20 -
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TABLE.9 Icont.)
(Slice 34 packaged at SSD)
No.
2
3
4
5
8
14
15
I18
20
28
,10
11
12
13
14
|15
16
18
19
20
T^6.5
6.2
6.1
6.0
5.5
5.9
5 5
6 3
6.1
6 0
(Slice
6.5
7.1
7.1
6.4
6.5
7.1
6.9
7.0
6.8
6.5
V,
22
17
23
24
24
24
21
24
24
19
23 packaged at
15
19
25
17
17
16
17
16
17
16
BVDSS
52
50
50
55
52
50
48
52
52
55
SSD)
22
25
22
21
22
22
20
20
23
18
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TABLE 11
Post-Irradiation Results Obtained at Dose Rate of 1010 e/cm2-sec
No,.
3
13
Initial VT
(V)
-4.8
-5.1
Bias During VT at Dose of Total ''
Irradiation 1x1013
 e/cm2 Dose
(V)
(Slice 1051 capped at SRRC)
0 -32 2
 x 1013
-35 -13 2 x 1014
^inal
-33
-35
(Slice 1051 capped at SSD)
8911 -6.8 0 ' -9.6 1
 x 1013
8912 -7.5 -35 -11.9 1
 x 1013
H913 -7.7 -35 -12.8 5
 x 1013
8916 -7.0 -20 - 9 6 1 x 1013
(Slice 34 capped at SSD)
4 -6.0 -35 -12 3 1 x 1013
5 -6.1 0 - 9.7 1 x 1013
-9.6
-11.9
-17 7
- 9 6
-12.3
- 9 7
- 23 -
5«'0' , 1.10
Totoi dose m electrons/cm2
I5.IO'3 2.10"
KIG. 3 Plot of VT and V0n as a function of total dose at a
dose rate of 1 x 1010 electrons'cm-*-sec for HNS transistor
1051-13. The gate bias during irradiation was zero
- 24 -
-5
-10
-20
-25
-30
2.10"
FIG 4 Plot of
4«io" 6.10"
Total dose in electrons / cm2
and VDn as a function of total dose at a
1.10
 VT ..   t  l
dose .rate of 1 x lO'O elect rons/cm2-sec for HNS transistor
1051-R916. The gate bias during i r radia t ion ms -20 V.
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4. Interpretation The results of this slice are quite remarkable.
The devices from slices having an oxide inlerlayer ("34 and "1051) showed a
narrower*spread of threshold voltages' and a smaller amount of change with
radiation when they had been packaged at SSD. Apparently, the vacuum bake
and the hermetic sealing associated with their encapsulation procedure made
a strong difference. It was decided to incorporate vacuum baking and hermetic
sealing into the standard process The improved packaging, unfortunately,
did not improve the stability characteristics of slice 23, which had no
oxide interlayer.
E IN SITU OXIDATION
1. Purpose The formation of the 200 A oxide interlayer in a
furnace gave stability results that were improved over those devices with-
out it. But there was always the chance of contamination during toe trans-
fer of the slice from the furnace to the reactor. In order to eliminate this
potential source of trouble, It was decided to form the oxide layer in the
silicon nitride reactor.
2 Variant. For simplicity, the NjO gas mixture used to dope
the silicon nitride was also used as the oxldant. The oxidation was carried
out at 1200°C. It required 10 minutes for the formation of a 200 A oxide
layer The susceptor was then cooled from 1200 C to 900 C, and the deposition
of 1000 A of silicon nitride was carried through. The process was the same
as that described under "Thermal Oxide Interlayer" in all respects.
3 Electrical results. A batch of transistors from slice 1073,
which was made by using in situ oxidation, is characterized in Tables 12
and 13. Temperature-bias tests done at GSFC confirmed the s tabi l i ty of these
devices. The results of irradiation are gnen in Table 14. A plot of VT and
V vs dose is given in Fig 5.
4. Interpretation. This series of devices certainly exhibited a
better thermal stabili ty than prexious devices Therefore, it is certain
that contamination picked up in the oxidation furnace and during transfer has
been eliminated. However. the radiation resistance does not appear improved.
Perhaps even belter contaminat ion control is necessary.
- 26 -
TABLE 12
Characteristics of MNS Transistors from Slice 1073
(with in situ thermal oxide interlayer)
No.
2
3
6
10
85
86
87
90
91
92
!l !on
5.3 15
5.3 15
5.9 16
5.7 16
6.4 16
6.4 16
6.6 17
4.5 15
5.6 15
6.8 19
TABLE 13
BVDSS
60
60
55
55
53
60
61
60
57
30
Temperature-Bias Test of VT for Devices from Slice 1073
(with in situ thermal oxide Interlayer)
No,
es
86
87
90
91
L Bias- Initial
Date. 2/1
6.3
6.3
6.7
4.6
5 7
-15 V +15 V -15 V i
2/2 2/3 2/6
6.2 6.4 6.3
6.2 6.4 6 3
6.5 6.7 6.5
4.5 4.5 4.5
5.5 5.5 5.6
TABLE 14
•15 V -15 V +15 V
2/7 2/8 2/9
6.4 6.5 6.4
6.4 6.4 6.4
6.6 6.8 6.6
4.6 4.7 4.5
5 6 5.7 5.6
-15 V
2/10
6.4
6.3
6.6
4.6
5.7
Post-Irradiation Results from Slice 1073
No. Initial T
(V)
87 -6 5
90 -4.5
Bias During Dose Rate
Irradiation (e/cm2-sec)
(V)
 10
-35 1 x 10
-35 1 x 1010
Total Dose
e/cm2 Final
13 (V)1 x 10 -18
1 x 1013 -17
VT
2
- 27 -
F. IN SITU ETCHING
' • '0
-5
-10
,5
iP -ZO
•JO
•35
V'os
Z.IO" 4.10" 6.0'°
Total dose in electrons/cm*
...o"
FIG. S Plot of Vj and Van as a function of total dose at a
dote rate of 1 x IQlO eleetrons/enr-tee for MNS transistor
1073-90. The'gate bias during irradiation ms -35 V
1. Purpose A further refinement in the control of the interface
between the channe.1 and the gate dielectric of the IGFET. Until now, an
acid etch followed by quenching and rinsing in water caused the properties
of the interface to be set before the in situ oxidation in the reactor, which
was then followed by the deposition of the bulk of the gate dielectric in the
form of silicon nitride It is clear that these properties depended on the
details of the wet chemical reactions and quenching, on the time of storage,
and on the cleanliness with which the slice was handled between its rinse and
its introduction into the nitride reactor.
These uncertainties could be eliminated if the slice would experience
its final surface preparation in the silicon nitride reactor immediately before
the formation of oxide and nitride.
For this purpose, a hydrobromle acid gaseous etching technique was
developed. It would be applied Instead of wet chemical etch used heretofore,
and it would be immediately followed by the established gate formation pro-
cesses, without an exposure of the surface to the outside between process steps.
2. Variants. It was soon appreciated that this refinement could not
simply be Included as another step hithout affecting other process parameters.
This problem resulted from the follotiing circumstances In the present pro-
cess, the gate dielectric is deposited oier the whole region of the diffused
source and drain and the channel area between them. This approach requires
only loose control of the source and drain diffusion depth, since the gate
metallization is designed to provide a sufficiently wide margin of overlap
at both junctions to eliminate transconductancc problems arising from lack
of register between channel and gate electrodes When in situ etching Is
used to precede the deposition of the gale dielectric, the control of the
etching rate of the silicon is insufficient. It was therefore decided to go
back to an older processing sequence to permit the incorporation of the bene-
fits of in situ etching into the device
- 28 -
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The main feature of the approach is that the gate dielectric is not
completely removed after source and drain Junction formation. This means that
the Interface properties are determined when the first nitride layer is de-
posited. The control of the depth of the in situ etching is then not as cri-
tical, since the whole slice is affected uniformly and the diffusion occurs
only afterwards. Unfortunately, this approach complicates device processing
in other ways. The margin of overlap between gate electrode and channel region
is now determined by the diffusion depth. To be sufficient, the diffused
depth must be of the order of 8-10
 u. This requires a redesign of the
source and drain masks to accommodate the added lateral distances of diffusion.
In addition, the operation of the pilot line has to be modified to produce
the altered depths of diffusion and gate etchback.
The benefits of in situ etching appeared well worth this complication.
However, the only set of masks available that could be used for deep diffusion
hid * nonstandard geometry. It was decided to go ahead and establish the pro-
cess modifications with this set of masks while the modified form of the
standard set was being made.
The different geometry, and somewhat altered processing conditions,
made a comparison of the in situ etching technique with previous variants
difficult. In order to permit evaluation of the effect of in situ etching
against wet chemical surface preparation, two series of slices were fabricated.
They had identical processing parameters except at the very beginning.
One series was subjected to the wet chemical surface treatment
before the in situ oxidation and silicon nitride deposition. The other
series was cleaned by in situ HJr etching before oxidation and silicon
nitride deposition. From then on, both series had identical processing.
The geometry of the IGFET used in the in situ etching experiments
is shown in Fig. 6. Instead of a concentric circular geometry, source, gate
and drain form parallel strips. The width of the gate is 0.0007 inches, its
length 0.010 Inches. The thickness of the gate dielectric is 1000 - 1200 i,
as in the circular device.
FIG. 6 Stripe geometry transistor.
- 30 -
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3. Electrical results. - I n i t i a l data from slice 10-102 are given in
Tnble .IS. This slice had a wet c h e m i c a l l y prepared surface. The electrical
d a t a * f o r slices 10-113 and 10-116, prepared by in s i t u e tching, ore gfven in
the same table. The tempera lu re -b ias tests at GSFC confirmed the thermal
s t ab i l i t y at the devices, indicated in Table 16 Their behavior under Ir-
radia t ion is summarized in Table 17 The two different types of response to
radiation of transistors from slice 10-102 are exemplified in Figs. T and 8.
Figure 9 shows the behavior under i r r ad i a t i on of a transistor from slice 10-
113.
4. Interpretat ion. Examination of Table IT reveals a surprising
fac t : The transistors from slice 10-102 behaved in two d i s t i n c t l y different
ways under i r r ad ia t ion . In order to bring this out , the data from the slice
have been arranged so t h a t devices of s imilar behavior are grouped together.
During the actual data tak ing , the behavior was random, so that there was no
correlat ion between date of packaging, or in the manner of t es t ing , and the
specific device behavior could be found. At th i s point , there are no indica-
tions how the difference in behavior should have arisen The reason for our
in te res t Is, of course, that one of the tuo groups exhibited some of the
smallest changes in threshold voltage under i r r a d i a t i o n t ha t was found during
the whole course of the con t rac t . The group described f i r s t in Table 17 ex-
hibited behavior tha t wa« q u i t e s imilar to tha t found in previous devices.
It was somewhat hotter than tha t exhibi ted by the "In s i t u oxidation" series.
and not qu i t e as good as some devices in the "packaging" series. The threshold
l*i 2
voltages changed b) about 66V af te r a 10 c/cra dose, and by about -16 I
a f t e r a 5
 x 10 e/cm dose.
The second group. Instead, had threshold voltage changes between
+0.1 and -2.8 a f t e r 10 e/cra , and on the average of -M V af te r a j x 10
2
e/cm dose.
The devices from slice 10-102 represented an unetched control
on the e f f l c a c j of the in s i t u e t c h i n g on devices made later.
TABLE 15
Characteristics. of HNS Transistors from Slices 10-102. 10-113,and 10-116
No,
T^
!°n
BVDSS
(Slice 10-102 control for etch)
86
88
92
94
2
3
5
6
7
8
18
19
22
24
25
71
73
18
19
20
23
25
68
70
72
73
74
7.5
7.8
7 5
8.2
6.9
7.5
9.3
9.0
8.3
6.0
(Slice 10-113 in
6.3
6.7
7.9
6.4
6.2
8.1
7.5
(Slice 10-116 in
8.4
8.9
8.6
8.7
9.0
9.0
8.9
8.8
8.9
8.8
22
20
20
25
20
22
25
26
24
22
situ etched
20
25
24
22
25
32
23
situ etched
22
24
23
25
24
24
24
28
24
23
60
65
82
86
58
70
85
85
82
75
interface)
88
87
94
92
86
94
80
Interface)
100
95
92
86
70
90
94
88
65
65
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„ . . TABLE 16
Temperature-Bias Test Data
(Slice 10-102 control for In situ etching)
TABLE 17
Results of Irradiation .,
 2
(Dose Rate 1 X 1010 e/cmz Maximum Dose 5 X 10 e/cm )
No. Bias Initial -15V +15V -15V +15V +15V -15V +15V
Date ' 3/31 4/3 4/4 4/5 4/6 4/7 4/10 4/11
86 7.5 7.8 7.8 7 5 8.0 7.7 7.7 7.6
88 7.8 8.0 8.2 7.9 8.1 8.0 7.9 8.0
:jl 94' 8.2 8.0 i 8.0 7.9 8.2 7.9 8.0 8.0
i i
} (Slice 10-113 in situ etched interfaceJ
No. Bias Initial +15 V
| Date 4/26 4/27
i 71 8.1 8.21
j| , 73 | 7.5 7.6
' - ' (Slice 10-116 in situ etched interface)
', , Baatl 5?2Ual 5^ V 0)4 "
68 9.0 9.2 9.0
i, 70 8.9 9 1 8.9
72 8.8 9.0 8.8
73 8.9 9.1 8.9i i
74 8.8 9.0 8.8
-15V
4/12
7.8
8.3
8.1
-15 V
4/28
8.2
7.6
+15 V5/0
9.2
9.0
9.0
9.2
9.0
+15V
4/13
7.6
8.0
7
—
• O
8.1
Device No.
7
86
94
6
2
92
20
3
88
3
5
21
22
23 |
24
73
24
25
19
71
18
Bias During
Irradiation
(V)
-10
-10
-10
-20
-20
-20
-20
-10
-20
-20
-20
-20
-20
-20
-20
-20
-20
-20
-20
-20
-20
Ini t ia l VT //
(SHclPlO-102)
-8,3
-8 6
-8 1
-8.9
-6 8
-6.8
-6 1
-5.0
-4 8
-4 1
-8 9
-8 0
-7 5
-7 7
-8 8
(Slice 10-113)
-7 5
-6 4
-6 3
-6 6
-8 1
-9 7
1013 e/cm2
(V)
-17 2
-14 4
-16 8
-23 1
-13 8
-13 0
-
-4 8
-4 9
-
-6.1
-
-
-
-
-14 9
-11 9
-13 6
-12 7
-15 7
-12 7
VT After
Maximum Di
(V)
-18 3
-16 1
-18 0
-27 6
-24 2
-23 7
-21.5
-4 1
-2.3
-2 0
-2 3
-3 7
-3 0
-2 2
-3 7
-21,1
-19 3
'-20 7
-20 4
-21 9
-20 6
- 34 -
- 35 -
5..00
Tolol dose melectrons/cm2
FIG. 7 Plot of VT and V0n as a func t ion of total dose at a
dose rate of 1 x 10lO eleetronj/em2-sec for «NS transistor
10-102-92. The gate bias dur ing i r rad ia t ion was -20 V.
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I.IO1' 2.10 5.013
Tolol dose m electrons/cm2
FIG. 6 Plot of VT and VOR as a funct ion of total dose at a
dose rate of 1 x IQlO electrons/co2-sec for HNS transistor
10-102-5. The gate bias during irradiation Mas -20 V.
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-5
-IO
C "'5
o
>
-£> -20
•25
-30
VOn ( IOS l |mA)
I
I«IOU 2«I013 3ilO°
Total dose m electrons/cm2
4.,0'3 5.IO'J
FIG. 9 Plat of Vj and Von at a function of total dose at a
dose rate of 1 x 10*0 electrons/cn2-see for HNS transistor
10-113-24. The gate bias during irradiation was -20 V.
The behavior under irradiation of the etched devices then might have given a
clue as to the reality of this behavior. Unfortunately, the results from
sl'ice 10-133 (Table 17) indicate that they related more closely to the first
rather than the second group. Compared to the data of the f i rs t group, the
in situ etched devices show somewhat smaller shifts and a smaller scatter of
the results in general.
The positive result of this experimental series was the fact
that some of the devices were more radiation resistant than those made pre-
viously. Since the surface treatment used in the successful devices did not
differ at all from that used in the previous series ("Thermal Oxidation."
"Packaging." "In Situ Oxidation"), it was surmised that the difference lay
in the heat treatments that the interface experienced. Taking as an example
the "In Situ Oxidation" series, the gate dielectric was formed right after the
boron deposition. The drive-in of the boron then represented o heat treatment
of the gate dielectric of two hours at 1200 C.
During the "In Situ Etching" series the interface of the gate
dielectric was formed right at the outset. Therefore, this interface under-
went a larger number of heat treatments.
The first one was associated wi th the deposition of the boron-
1$ hour at 800°C. The next was the deposit of the second ni t r ide la>er
about »j hour at 900°C. Finally there was the drive-step. »hieh was in com-
mon with the previous series. It was surmised that perhaps heat treatment
did have something to do wi th the radiation resistance encountered in slice
10-102.
G. EFFECT OF HEAT TREATMENTS
1. Purpose. In order to confirm the effect of heat treatment, a
device series was in i t i a ted where the gate dielectric interface did not ex-
perience any heat treatment at all. The results from this experiment could
then be compared *ith the wet chemically prepared interface in the previous
section, where the interface had undergone a series of heat t reatments over
- 39 -
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TABLE 18
Characteristics of MNS Transistors from Slice 0-4
(no heat treatment of gate nitride)
N£.
1
2
3
4
5
1
 6
7
8
9
10
VT
2.6
3.4
3.4
2.8
3.2
3.4
,3.4
2.4
,, 3.8
4.4
'
11
11
12
11
14
14
12
11
12
13
TABLE 19
BVDSS
60
65
60
48
60
45
55
65
55
50
Temperature-Bias Tett'of T for Devices from Slice
(no heal treatment of gate nitride)
No,
85
86
87
92
93
A Bias:
Date:
Initial
5/8
1.0
1.1
1.3
1.0
1.2
+15 V -15 V
5/9 5/11
4.3 1.0
6.0 1.5
8.2 1.7
7.9 1.2
5.2 1.7
+15 V
5/12
4.5
6.6
8.9
9.3
7.2
0-4
-15 V
5/15
1.0
1.2
1.4
1 0
1.3
2. Variants. For this variant, the previously used annular geo-
metry was used again, since it was easier to obtain complete overlay be twee
shallow diffused junction and gate electrodes. The actual variant consisted
of forming the gate dielectric after the boron drive-in had been accomplished.
In this way the gate dielectric did not see any more heat treatment, except
that associated with the sintering of the aluminum at 560°C, which is common
to all approaches.
3. Electrical Results. The devices from series 0-4. which experi-
enced no heat treatment over 570°C of the gate region, are characterized in
Tables IB and 19 The thermal instability of this series was confirmed at
GSFC. It was decided not to do any radiation studies on these devices
4 Interpretation. The use of a gate dielectric that has not
heat treated resulted in thermal lyunsiable devices.
III. SUMMARY
During the course of the con t rac t , 112 transistors were submit ted
for i r r ad ia t ion . These transistors formed part of eight exper imental scries.
The devices made for four of these series exhibited large thermal i n s t ab i l i t i e s ,
so that it appeared unnecessary to i r radia te them.
All of the lherraall> stable devices had a 200 A layer of oxide
between the s i l i con n i t r i de gate d ie lec t r ic and the s i l icon surface. This
layer was formed b> thermal oxidat ion in a furnace before the deposition of
the s i l icon n i t r i d e in a separate reactor, or it was formed in the s i l icon
nitride reactor immcdiatel} before the silicon nitride deposition.
The four series permit ted the e v a l u a t i o n of the e f fec t of tuo
packaging procedures, two ivays of forming a thermal oxide in ter face , the
presence and absence of in s i tu etches d u r i n g the processing, and the e f fec t
of heat t r ea tmen t s .
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In general, these HMOS devices had a higher radiation resistance
than commercially available MOS transistors A comparison of the change in
threshold voltage with total dose of representative HMOS devices with that of
an UOS transistor is afforded by Fig. 10.
Table 20 summarizes the results obtained from all experiments. Each
experimental series is identified by a number to permit a more detailed discussion.
The effect of packaging is exemplified by data row Nos. 2 and 3. Unbaked and
unsealed devices (°2) had a larger threshold voltage charge and data spread
(&Vj = -8.1 * 1.3 V) than vacuum baked and sealed devices (No. 3 4V- =-32
± 0.4 V). An in situ etch (No. 9) resulted in a loner threshold voltage
change and spread (&VT = -6.3 ± 1.3 V) than oxidation without in situ pre-
etch (&VT = 8.8 ± 2.9) in typical devices It is difficult to assess the
effect of heat treatments and the effect of the particular oxidation process
8 10"
Totol dose in electrons/cm2
FIG. 10 Comparison of Vj vs total dose plots of representative
UNS transistors. The gate bias of individual transistors
is given in brackets behind the slice number.
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TABLE 20
Sunmary of All Radia t ion Data
Process
1
2
3
4
5
6
7
8
9
10
11
12
13
Furnace Oxide
M t.
" "
It I.
Stripe geometry
" ••
Furnace Oxide
Stripe geometry
Stripe 6 Etch
Stripe geometry
Furnace Oxide
Furnace Oxide
In situ Oxide
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IV CONCLUSION
Present theory, as exemplified in publications by HacDonald and
8 9Everhart , and by Mitchell , utilizes a simple model for. the threshold voltage
change of an IGFET under I r radia t ion. It is assumed that the radiat ion gen-
erates mobile electrons and immobile positive charges In an applied f ie ld ,
the electrons d r i f t toward the posi t ive side of the insula tor , then cross the
phase boundary and enter the external c i rcui t An equal number of positive
charges bu i ld up a f i e ld at the negative side of the insulator . The loss of
electrons and the bui ld-up of positive charge continues u n t i l the f ie ld due
to the positive charges cancels t ha t due to the applied voltage
In a p-channel enhancement transistor, the operating gate voltages
are negative, so that the positive charges generated by radiation in the
dielectric bu i ld up near the gate electrode Since these charges are far thes t
'removed from the s i l i con in t e r f ace the i r e f fec t on the threshold voltage is
relatively smal l . (Conversely, of course a positive gate voltage K i l l cause
the positive charge densi ty to form at the s i l icon interface, w i t h major changes
in threshold voltage as a consequence.) Experimental evidence confirms the
major conclusion of t h i s model
The steady-state condi t ion for th i s model is reached when the
applied f i e ld is exactly cancelled by the accumulated posit ive charge This
approach is ce r t a in ly applicable to MOS transis tors . In t ransis tors u t i l i z i n g
silicon ni t r ide , an addit ional factor has to be taken into account the high-
er conduc t iv i ty of s i l icon n i t r i d e For this case, the steady-stale condit ion
must be formulated to mean lhal equal currents enter nnd leave the dielectric.
The electron current enter ing the s i l icon n i t r i d e layer is brought
about by the sum of the f i e l d due to the applied negative voltage and the
f ie ld due to the pos i t ive charge accumula t ion near that interface. At steady-
state it is as high as tha t leaving the s i l icon n i t r i d e layer under the impetus
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of the applied negative voltage minus the effect of the positive charge
accumulation. This condition can occur long before the field due to the
positive charges has become as large as that due to the applied negative
voltage. There/ore a dielectric of a sufficiently high conductivity trill
result in a reduced positive charge density in the dielectric near the nega-
tive electrode. In the present MNS transistors, then, the observed lower
threshold voltage changes could be explained by the higher conductivity of
silicon nitride.
There is, unfortunately, a complicating factor in the present devices.
That is the fact that the dielectric did not consist of silicon nitride
throughout, but that it was a laminate of silicon nitride and silicon dioxide.
This neans that there are tm> regions of different properties that have to be
considered separately The situation at the common boundary Mill then be
determined by a continuity condition. Without going into the details of the
mathematical analysis, the folloning can be stated Each region will
separately obey the model for the single layer. That is, the silicon nitride
layer will build up a positive charge near the negatively biased electrode,
until the current generated by the field between electrode and positive charge
into the silicon nitride equals the current generated by the ionizing radiation
in the net field of applied bias and positive fixed charges. Separately, the
thin oxide layer will also build up a positive charge in the negatively biased
side of the layer, until the current crossing the silicon nitride boundary is
equal to that crossing the silicon boundary. The continuity condition between
the two layers is then the equality of the currents leaving the silicon nitride
layers and entering the silicon oxide layer at the common interface. The
steady state currents in each layer independently, however, are bound to be
different. They each depend essential!} on the energy required for pair
formation, the absorption coefficient for the particualr types of radiation,
and the lifetime of excess carriers, in each separate material. If the in-
dependent steady state currents are different, but only one magnitude is per-
mitted by the continuity condition then charge accumulation arising from the
large steady-state current oust occur at the silicon nitride-silicon oxide
interface.
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In going from a single layer to a double layer, then he pass from
a situation where charge_s accumulate only in one region to a situation where
charges accumulate essentially in three regions. In an HNOS transistor with
a negative bias applied the following will occur. Assuming no stored charges
~at~the outset, applied fields will be constant and nearly equal in both in-
sulator regions The conductivity under radiation Hill be higher in the
nitride region than in the oxide region so that a positive charge accumulation
will form quickly near the gate electrode This charge will neutralize a
large part of the applied voltage, so the field Hill be small in the oxide
region. This will result only in a small amount of positive charge formed
in the oxide near the nitride interfaces Simultaneously, however, the
larger current from the nitride layer will result in an accumulation of nega-
tive charge on the nitride side of the oxide-nitride interface since the
current in the oxide is smaller. It is therefore quite conceivable that nega-
tive charge of such a density builds up that it neutralizes the field due to
the positive charges, almost completely or that it is even larger in magnitude.
In the latter case, of course the threshold voltage of the transistor would
be positive.
This model can explain all results obtained with the MNS and MMOS
transistors. The small threshold voltage changes obtained with the first HNS
transistors uere undoubtedly due to the ease with nhich electrons could flow
from the gate electrode into the silicon nitride, which lead to the build-up
of only a small positive charge density under steady-state conditions The
good results obtained with uell-controlled packaging conditions are probably
due to the same effect The changes in theshold voltage in the positive
direction, which half of the devices from slice 10-102 exhibited, indicate
the accumulation of a preponderant amount of negative charge at the silicon
nitride-silicon oxide interface The fact that M.NS and MNOS devices exhibited
smaller changes in threshold \oltage than commercial MOS devices can be
explained by the separate or combined operation of a loner positive charge
density due to a higher current densitj of electrons entering the silicon
nitride at the gate electrode, and the build-up of a negative charge at the
nitride-oxide interface
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These explanations open up Intriguing possibilities of constructing
MNOS devices that exhibit no changes,'-under irradiation. This would involve
the metal-silicon nitride interface properties such that a sufficiently high
current density could flow into the silicon nitride to neutralize the positive
charge generated In addition, the conduction property of silicon nitride
under Irradiation could be adjusted In such a manner that the negative charge
accumulated at the nitride-oxide Interface would Just neutralize the effect
of the remaining positive charge. These conditions should not be too difficult
to realize experimentally. Highly conducting silicon nitride can be made under
controlled conditions to provide the desired gate electrode-nitride interface.
The bulk conductivity of silicon nitride under ionizing irradiation can also
'be oensured using x-rays. Data of this nature could then be used to adjust
the conductivity of silicon nitride to the desired value by the incorporation
of impurities such as excess silicon to increase it, or oxygen to decrease it.
The location of stored charges can be ascertained by the well
established step-etch technique. In the course of this technique, small thick-
nesses of the insulator are removed by etching, followed alternately by the
measurement of the threshold voltage of the device A plot of the measured
threshold voltage vs thickness then 'permits the determination of both magnitude
and location of both positive and negative charges.
The three experimental scries indicated will lead to the design of
an MNOS transistor where both positive and negative stored charges formed
under ionizing radiation hill neutralize each other so that there is no net
change in the threshold voltage of the transistor.
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NEW TECHNOLOGY APPENDIX
After a diligent review of the work performed under this
contract, no new innovation, discovery, improvement or invention
was made.
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